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Abstract 
Most existing tools for the synthesis of asynchronouscircuitsffom 
Signal Transition Graphs (STGs) derive the reachability graph 
for the calcblation of logic equations. This paperpresents novel 
methods exclusively based on the structural analysis of the under- 
lying Petri net. This methodology can be applied to any STG that 
can be covered by State Machines and, in particular, to all live 
and safe free-choice STGs. Signijicant improvements with regard 
to existing structural methods are provided. The new techniques 
have been implemented in an experimental tool that has been able 
to synthesize specijicationswith over 10” markings, some of them 
being non-free choice. 
1 Introduction 
Petri nets (PNs) are a powerful formalism to model concurrent 
systems. As a model, their most interesting feature is the ca- 
pability of implicitly describing a vast state space by a succinct 
representation, which gracefully captures the notions of causality, 
concurrency and conflict between events. Petri nets have also been 
chosen by many authors as a formalism to describe the behavior 
of asynchronous circuits by interpreting the events as signal tran- 
sitions coining the term Signal Transition Graph (STG) 114, 31. 
Each reachable marking of an STG is assigned a binary code 
with the value of the circuit signals in that marking. Deriving 
logic equations from an STG requires the generation of the binary 
codes for all markings. Currently, most synthesis tools [15, 161 
perform an exhaustive token flow analysis to obtain the complete 
reachability graph of the PN and all binary codes. 
Even for small STGs, the reachability graph of highly con- 
current systems can be extremely large and, in the worst case, 
exponential in the size of the STG. Some efforts have been de- 
voted to propose structural methods for synthesis [IO, 171, but 
they have been usually devised for restricted classes of PNs that 
compromise the potential expressiveness of this formalism. 
In this paper we present structural techniques to synthesize 
speed-independent (SI) circuits from STGs. In this framework, 
“structural” means “at Petri net level” without requiring the ex- 
plicit generation of the reachability graph. The techniques have 
polynomial complexity if the underlying PN is free choice [6,4], 
and can be efficiently extended to the class of PNs that can be 
covered by State Machines (SM) [5]. We aim at complementing 
the existing tools by providing alternative and efficient synthe- 
sis methods for SM-coverable STGs, which account for a large 
fraction of the set of benchmarks we have used. 
This work improves the techniques presented in [ 1 1,121 in two 
directions: (1)  by providing new methods to calculate covers for 
the boolean functions needed for synthesis and (2) by extending 
these methods to the synthesis of SI-circuits. 
2 Overview 
Let us assume that we want to derive a logic function for signal 
y in Fig.l(a) and, in particular, for the set of markings in which 
transition y+ is enabled--excitationregion of y+ (ER(y+)). This 
region corresponds to all the markings in which placepsis marked, 
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and it has been shadowedin the corresponding reachability graph 
(see Fig.l(b)). 
By a simple structural analysis that takes polynomial time 
[4] we can deduce that the STG has an underlying free- 
choice PN. We can also derive a subset of SMs that cover 
the net. In this case, two SMs can be obtained, namely, the 
sets of nodes SMI = {~1,xt,pz,zt,~3,x-,~4,z-,~7,y-) and 
Our purpose is to calculate a set of cubes that safely’ cover 
the binary codes in ER(y+). A single cube approximation of the 
cover of a place can be calculated as follows: if a signal transition 
can fire while the place remains marked, then the value of the 
signal is unknown. Since transitions z+ and x- can fire when p s  
is marked, then the value of x and z is unknown in p s .  On the 
contrary, the value of y can be exactly determined by analyzing 
the structure of SM2 and the ordering relation of y+ and y- with 
ps.  Thus, the cube (-0-) can be derived for p s .  For places p l  and 
p7, the cubes can be exactly calculated by analyzing the ordering 
relations of the places in SM1 and SMZ (see Fig.l(a)). 
However, we can easily detect that this cube is an overestima- 
tion of ER(y+). Marking (000) is covered by (-0-), but also by 
the cube of pt. Using these covers for synthesis would derive an 
erroneous circuit in which y+ would be enabled in marking (000) 
also. To overcome this situation we propose two strategies: 
1. To refine the place covers by analyzing the concurrent rela- 
tions with the places of other SMs. In our case, we use the 
fact that p s  can only be simultaneously marked with p ~ ,  p3 or 
p4, to obtain a multi-cube cover by intersecting the cover of 
ps with the conjunctionof the covers o f p ~ ,  p3 andp4. Even 
though several refinements may be needed, this refinement 
is sufficient to guarantee a correct synthesis (Fig. l(c)). 
2. To insert intemal signals, similarly as it is done to solve en- 
coding conflicts, disambiguating covers whose intersection 
produces contradictions for synthesis. As an example, signal 
v distinguishes the covers of pl and ps in Fig.l(d). 
In general, both methods can be combined to obtain a correct set 
of covers. In this paper, we present the conditions under which a 
set of covers can be safely used for synthesis. 
To give the idea about the efficiency of the structural approach 
let us consider two illustrative examples. 
Figure 2 presents an autonomous circuit with a C-element 
closed on its inputs through inverters. A C-element is the basic 
cell usedfor the synchronizationof processes in asynchronousde- 
signs. Its output rises when all its inputs are in “1” and falls when 
on all inputs are “O”, in any other case it remains unchanged. The 
logicfunctionforac-elementis: a=xl .. . x,+a(xl + . . . +x,). 
In Fig.2 a change on the output of the C-element leads to a burst of 
input changes. As all inputs are switching concurrently the num- 
ber of markings in a n-input circuit is 2,+’, while the number of 
places in the corresponding STG (Fig.2(b)) is only 4n. 
SM;?={Pl, X t ,  Ps,Y+, P6,Z-s P7,Y-I. 
‘only overestimations that intersect with the don’t cure set are allowed. 
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Figure 1: (a) STG and covering cubes for places, (b) reachability graph, (c) refined covers, (d) internal signal insertion. 
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Figure 3: (a)Muller pipeline, (b)STG, and (c)reachability graph. 
The use of cover cubes for places is very efficient here because 
they define the excitation regions for all signal transitions exactly. 
Indeed, given transition x l -  e.g., the cube (1 --I ) of its predecessor 
placep4 (Fig.2(b)) is an exact cover for ER(x1-). For the output 
transitions exact covers can be also computed. Given transition 
a t  e.g., its predecessorplacespl,p2 andps, and theintersectionof 
their cubes gives the single marking (1 1 IO) where a+ is enabled 
Another example is a Muller pipeline of C-elements (see 
Fig.3(a), where a five cell pipeline is presented). Each cell can be 
set either to 1 or to 0. State “1” is a working state and shows that 
the cell contains information. State “0” is an idle state showing 
that the cell does not contain useful information. The rules for the 
pipeline functioning are the following: 
0 cell i goes to a working state if cell ( z  - 1) is in a working 
0 cell i goes to an idle state if cell (i - 1) is in an idle state and 
( ( l - -o)~(- l -o)~(-- lo)=(l l lo)) .  
state and cell ( 2  + 1) is in an idle state, 
cell (z  + 1) is in a working state. 
The STG and a piece of its reachability graph for the five cell 
pipeline are presented in Fig.3(b)(c). 
Suppose we would like to obtain the logic function for signal 
z2. From the cube approximation ER(z2-t) can be obtained from 
the intersection of cubes for places pl and p2, while ER(z2-) 
from the intersection of cubes for places p3 and p4. This gives 
the following covers: ER(z2t) = (1 0---) . (-00--) = (1 00-) and 
ER(z2-)=(-11--).(01 ---)=(Ol 1 --). These covers are safe because 
they cover the ER z2+) andER(z2-) (shadowedin Fig.3(c)) plus 
In both considered examples we got the functions for signals 
from the structural information in the STG rather than by restora- 
tion of its reachability graph. These examples are illustrative 
ones, not always the function derivation procedure will be so sim- 
ple. However they allow to catch a general view of complexity 
reduction while using the cover cube approximations. 
In the rest of the paper we describe how the aforementioned 
techniques can be applied in case the covers do not fulfill the 
synthesis conditions. We will remark the fact that the reachability 
graph of the specification is never generated during the synthesis 
of the circuit. The proposed techniques have been implemented 
in an experimental tool. We will finally report the results obtained 
from a large set of benchmarks. 
the vertices (1 00 i 0) and (01 101 ) -known to be in the dc-set. 
3 Definitions 
A Petri net (PN) is a 4-tuple C = ( P ,  I, F, MO),  where P is the 
set of places, ‘T is the set of transitions, F C_ ( P  x I U (T x P )  
x E P U I, its post-set and pre-set are denoted by x* and *x 
respectively. Apath of a PN is a sequencexi . . . 2,. of nodes such 
that V i ,  1 5 z < T : (xz,  x i t i )  E F. A path is called simple if 
no node appears on it more than once. A State Machine (SM) 
is a PN such that each transition has exactly one input place and 
one output place. A Free-choice net (FC net) is a PN such that 
every arc from a place is either a unique outgoing arc or a unique 
incoming arc to a transition. 
A transition t is enabled in a marking M ,  denoted by M [ t ) ,  
when all places in *t are marked. An enabledtransition in Mjires, 
removing a token from places in t and adding a token to places 
in P, reaching a new marking M’ (M[t)M’) .  A marking M 
is reachable from MO if there is a sequence ofjirings t l t z .  . . t ,  
that transforms MO into M (Mo[ t l t l . .   t , ) M ) ,  hence t h  .. . t ,  
is a feasible sequence. The set of reachable markings from MO 
is denoted by [MO). A PN is live if every transition can be 
infinitely enabled through some feasible sequence ofjirings from 
any marking in [MO) .  A PN is safe if no marking in [MO)  can 
assign more than one token to any place. 
A live andsafe FC net can be decomposedinto a potentially ex- 
ponential number of strongly-connected SM-Components (SMs) 
is the flow relation, and MO is the initial marking. 2 iven a node 
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Figure 4: (a)STG example, (b) corresponding Reachability Graph, (c) SM-Cover. 
[6]. We call SM-Cover a set of SMs such that every place in the 
PN is included at least in one SM. The number of components in 
a SM-Cover is bounded by the number of places in the PN. 
A Signal Transition Graph is a triple (Z, S, A), where Z is a 
PN, S is a set of signals {a, b, c, . . .}, and A is a labeling function 
A : I -+ S x {+, -}, in which the transitions are interpreted 
as value changes on circuit signals. Rising and falling transitions 
of a signal a are denoted by a+ and a- respectively, while a* 
denotes a generic transition. Multiple transitions for a signal will 
be distinguished by means of indices a I + ,  a2 t  (in figures, instead 
of indices for a 1 + , a + / 1 will be used). 
An STG is graphically represented as a directed graph with 
transition denoted by their names and places by circles, where 
places that have only one predecessor and successor transition 
are usually omitted. Transitions of input signals are underlined. 
The example of a free-choice STG with signals S = {a, b, c, d} 
is shown in FigA(a). Fig.4(c) depicts three SMs that cover this 
STG. 
Each marking in the STG is encoded with a binary code of 
signal values by means of a labeling function X : [MO) + Blsl. 
The function X must consistently encode the STG markings, that 
is, no marking M can have an enabled rising (falling) transition 
a t  (a-) if X(M)a = 1 (X(M)a =0). 
An STG specification is composed of several signal transi- 
tions and causality relations between them. Hence, to derive 
the correspondence between transitions and the markings of the 
specification different signal regions are defined: 
* The excitation region ER( a; *) is the maximal connected set 
of markings in which transition a i*  is enabled. 
The quiescent region QR( a; e) is the maximal connected set 
of markings that can be reached from ER( ai *), and the back- 
ward quiescent region BR( a ; s) is the maximal connected set 
of markings that can reach ER( a; *), in both cases without 
enabling any other transition a j  *. 
A transition b j  and signal b are trigger for ai if the excitation 
region ER(ai*) is reached by firing transition bj:. Signal b is 
concurrent to a, * if some b, * is enabled in ER(ai e) and the firing 
of ai * or b, li does not disable the other. A trigger transition b, * 
is non-persistent to ai* if some transition bl* is concurrent with 
al* ,  otherwise it is persistent. 
The reachability graph for the STG in Fig.4(a) is depicted in 
Fig.4(b), shadowing the excitation regions for output signal d. 
Additionally, its quiescent and backward quiescent regions are: 
SM3 
QR(d+/l) = {  s? ss s7 ss s9 s14}, BR(d+/l) = {  SI}, 
QR(d+/z) = {  s9 s i3  SM}, 
QR(d-) = {  S I  SIO Sl l } ,  BR(d-) = {  S? S5 S7 Sg SY SI? sl4) 
BR(d+/Z) = {  SI SIO sii}, 
4 Implementability Conditions for SI 
The synthesis conditions for SI-circuits have been exhaustively 
investigated by Beerel et al. [2] and Kondratyev et al. [7]. The 
conditions are applied to the synthesis of a two-level signal net- 
work (Sum-of-Products) with a memory element on its output. In 
this work, we will use a similar architecture in which a signal net- 
work for each non-input signal a is constructed in four successive 
steps: 
1. Transitions for signal a are partitioned into several sets 
T,' +, . . . , T," + , T,' -, . . . , T," -, exclusively composed of 
rising and falling transitions -the transition clusters. 
2. Each cluster T l *  is implemented by a region cover R(Ti *). 
A region cover is a function that implements the transition 
switching. The first level of the signal network consists of a 
set of rising and falling region covers. 
3. The rising region covers are combined to create the set region 
network (Sa), while the falling region covers are combined 
to create the reset region network (Ra). 
4. Finally, Sa and Ra are connected to a C-element to create 
the output signal. Sa  forces the memory element to switch 
from 0 to 1, while Ra produces the switch from 1 to 0. 
The required two-input C-element implements the output sig- 
nal a with a next state function a = Sa% + a(Sa + z). Both 
the set and reset region networks are created by combining the 
region covers with a pair of OR-gates. Each region cover may be 
implemented with complex gates. 
Figure 5(a)(b) shows two different implementations for out- 
put signal d in Fig.4(a). The first implementation (Fig.S(a)) 
corresponds to the transition cluster partitioning Ti + = { d + / I}, 
Tj+ = { d +  /2} and Ti - = { d -} , which are implemented by region 
coversR(Ti+)=a+6c,R(Ti+)=a,andR(Ti-)=a+ b + c .  
This circuit is not SI becauseif the AND-OR gate for Ti+ is slow 
enough the pulse on input a can propagate to the output s d .  
In Fig.S(b) transitions d + / l  and d+/2 are merged into one 
cluster Td+. This makes the overall circuit simpler and SI (the 
races between inputs a and b take place only within one AND-OR 
gate). 
The signal regions are extended for transition clusters, e.g. 
ER(Tl *) is the union of the excitation regions for the transitions 
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Figure 5: ' b o  different implementations for signal d. 
in Tit Similar extensions exist for QR(Ti *) and BR(Ti *). 
The synthesis objective is to simplify as much as possible 
the complexity of the region covers while preserving the correct 
circuit operation. A region cover R(Ti *) may cover markings in 
QR(T," *) or BR(Ti *) to minimize its literal count. 
However, not all the markings in QR and BR can be freely 
used because some of them are shared by multiple transitions of 
the same signal. None of these shared markings can be covered by 
a region cover. Otherwise it would violate the basic requirement 
for the correct operation of the signal network, i.e. only one rising 
(falling) region cover of the same signal can be excited simulta- 
neously. The subsets of the quiescent and backward quiescent 
regions that do not contain shared markings are called restricted 
regions, and denoted by QR'(Ti*) and BR'(Ti a) respectively. 
Covering markings in the backward quiescent regions is only 
possible because of the characteristics of the C-element (as pointed 
out in [SI). Any marking in BR'(Ti*) covered by R(Ti e) must 
be also covered by some other region cover R(Ti *). 
Definition 1 A set of region covers R(Ti *) for the output signal 
a is said to be correct if 
1. Any marking in ER(Ti *) is covered by R(T: *). 
2. R(T,"*) does not cover any reachable marking outside 
3. Any marking in BR'(T: *) coveredby R(T," *) is also covered 
by some R(Tl*) such that QR'(Ti e) n BR'(Ti *) # 0. 
ER(T,'*) U QR'(Ti*) U BR"(Ti*). 
Informally Def. 1 requires that: 
1. Every time we arrive to a marking in the excitation region of 
the cluster Ti I the output for R(Ti *) has to go up. 
2. This will be the only one output in the region network for a 
that goes up. 
3. R(Ti *) can go up even before entering ER(Ti e), but in this 
case the opposite input of the C-element has to hold its value 
to prevent the premature firing of a. 
Finally, the region covers must be monotonic, i.e. guarantee 
that every output transition in the specification is exactly imple- 
mented by a 0 to 1 and a 1 to 0 switch of its corresponding 
region cover. R(T,' *) is said to be monotonic if it changes exactly 
twice in any sequence, where the rising change is at a marking in 
BR'(Ti *) U ER(Ti *) and the falling changeis produced before 
reaching the next excitation region of signal a. 
Definition 2 A correct set of region covers R(T: w )  for the output 
signal a is said to be monotonic if 
1. VM E QR'(T:t) coveredby R(Ti*), VM' E QR'(T:*) 
2. VM E BR'(Tl*) covered by R(Ti*), VM' E BR'(Tl*) 
such that M ' [ t ) M ,  M' is also coveredby R(Ti*), 
such that M[t)M' ,  M' is also covered by R(Ti *). 
The main result proved in [2,7] was the following: 
If all the region covers satisfy the monotonous condi- 
tions, the circuit implementation is speed-independent. 
The main purpose of the following sections is to show how the 
monotonous cover conditions can be ensured for the region covers 
without generating the reachability graph of the STG. 
5 Single Cube Approximations 
This section studies the relations between the structure of an STG 
-restricted to p e e  choice nets- and its reachable markings. 
A methodology is presented to implicitly manipulate the STG 
without explicitly generate its markings, namely: 
1. The dynamic behavior of the STG is analyzed by determining 
2. The markings in the STG are approximated by sets of cubes. 
the pairwise concurrency between its transitions. 
5.1 Concurrency Relation 
The dynamic behavior of a PN is indirectly defined by analyzing 
which pairs of transitions can or cannot be concurrently enabled, 
namely the Concurrency Relation. 
Transition's concurrency is defined in terms of reachable mark- 
ings -if there is a reachable marking where two transitions can 
fire without disabling each other, the transitions are said to be con- 
current. Additionally, the Concurrency Relation can be extended 
to places, and places and transitions [12], e.g. two places pi and 
p2 are said to be concurrent if there is a reachable marking M in 
which both of them are marked. 
Formally, the Concurrency Relation is a binary relation CR 
between the nodes of the PN, such that two nodes (u1, u2) are 
concurrent if ( u ~ ,  U*) E CR. The CR relation can be defined on 
the set of reachable markings as [12]: 
( t l ,  t 2 )  E CR 3M : M[tlt2) A M[t2tl) ; 
(p1,p2) E CR * 3 M  : M ( p 1 )  = M(p2) = 1 ; 
( t , p )  E CR * 3 M , M '  : M[t)M'AM(p)=M'(p)=l . 
A polynomial-time algorithm for the computation of the CR re- 
lations of a live and safepee-choice PN is presented in [9]. 
The concurrency relation between signals and nodes of the 
STG can be indirectly studied by using the Concurrency Relation 
of the PN. The Signal Concurrency Relation is a binary relation 
SCR between signals in S and nodes in the STG, such that signal 
a and node u3 are concurrent if (a, u3) E SCR. Formally, 
a ,  u3) E SCR if exists a transition a,* concurrent to u3, i.e. i a,*, u3)  E CR. 
5.2 Structural Marking Analysis 
This section provides a methodology to approximate the markings 
in the STG by means of its binary code. The STG markings will 
be partitioned into a set of regions with respect to its nodes. A 
single cube is initially generated for each region. This covering 
cube covers the binary codes of all the markings in the region. 
The marked region MR(p) is the set of markings in which 
p is marked, i.e. MR(p) = { M  E [MO), I M ( p )  = 1). The 
enabled region ER(t) is the set of markings in which t is enabled, 
i.e. ER(t) = { M  E [MO) I M[t)} .  The enabled region of any 
transition is equivalent to the intersection of the marked regions 
of its predecessorplaces, i.e. ER(t) = npE.t MR(p). 
The Signal Concurrency Relation provides the information to 
decide if the value of a signal a is constant in a marked or enabled 
region, However, the relative position of the place or transition 
with respect to the transitions a, * is neededto determine the signal 
value. 
Let us say that transition a,* is next to a3* if there exists a 
feasible sequence in the STG which contam no other transitions 
of signal a between a3 * and a,* (pair (a3*, a,*) is adjacent). A 
34:3 
signal transition a j  * can have several transitions a;* that are next 
to it, we will denote this set as next(a,+). Similarly it can be 
defined the set prew(aj *) for predecessor transitions. 
Retum to the output signal d in our STG example in Fig.C(a). 
Signal transition d + / l  has only one transition next to it (d-), 
while next(d-) contains both transitions d + / I  and d+/2. 
Property 1 [13] Ifin afree-choice live consistent STG there is a 
simple path L between ai+ (a, -) and a,- (a, +) such that: 
1 .  foranyplacep E L : ( a ,p )  $4 SCR, 
2. L does not contain transitions of signal a; 
then there exists a feasible sequence q = q 1, ai +, q2, aj -, where 
subsequence q2 does not contain any transition of signal a. 
Based on Prop.1 to check whether a;* is next to a j *  it is 
sufficient: 
1. to find a simple path L between a j  t and a; e, 
2. to check the non-concurrency of  all nodes in the path L to 
Both conditions can be directly verified on the structure of the 
STG. Its complexity is similar to the construction of the graph 
transitive closure (O(n3), where TZ is the number of nodes in the 
STG). 
Additionally, the STG consistency analysis can be reduced to 
the calculation of nex t  relation between transitions. Indeed, an 
STG is consistent if and only if for every transition a j t  (aj-) 
the set next(aj+)  (nezt(a, -)) contains only negative (posihve) 
transitions of a.  To our knowledge, this is the first proposed 
polynomial method to check consistency for anyfree-choice STG. 
Let us introduce one more notion to characterize the position o f  
a place or a transition with respect to adjacent signal transitions. 
The Interleave Relation is a binary relation ZR between lace 
or transition and the pair of adjacent transitions (a3*, ai.7. A 
node u j  is interleaved with a,* and ai* (a3 E ZR(a,*, a;*)), if 
there exists a simple path from a3 * to a i *  containing a, and not 
containing nodes concurrent to a.  For example, in Fig. l(a), pz is 
interleaved with (xt ,  x-), whereasp5 is not. 
The binary codes for the markings in each one of the marked 
and enabled regions are implicitly determined by computing a 
cover cube for the region. The cover cubes [12] C, and Ct are 
the smallest cubes, i.e. with the greatest number of literals, that 
respectively cover MR(p) and ER(t). 
Property 2 [13] If in a free-choice live consistent STGplace pk 
is interleaved with (ai t , a, -) then it cannot be interleaved with 
anypair (ak-, alt). 
signal a.  
Property 2 guarantees that the value of signal a in the marked 
region of p depends on the position of p with respect to the 
transitions of a. This value can be determined by the Interleave 
Relation and will be the same for all the adjacent pairs for which p 
is in ZR. This gives a polynomial time algorithm (forfree-choice 
STGs) to determine the value of each literal C i  in the cover cube 
of place p :  
CE = 
a 3 adjacent a ; t , a i -  p E ZR a i t , a i -  , 
T 3 adjacent [ai-, ai+{ i p E ZRtai- ,  a i t l  , i - (a ,p)  ESCR . 
The cover cube Ct is defined in terms of its predecessor places: 
Table 1 depicts the cover cubes for the places and transitions 
of the example in Fig.4(a). Note the direct relation with the Signal 
Concurrency Relation between signals and STG nodes. 
Ct  = n,., c, . 
6 Cover Approximations 
Two elements are required to define a precise structural approxi- 
mation of the signal regions: 
1 .  a set of STG nodes that define the structure o f  the region, 
2. a logic function for each node that determines the binary 
codes of the markings in the region. 
6.1 Signal Region Structure 
Defining the signal regions in terms of sequences in the STG 
provides the intuition for its structural analysis. The excitation 
regionER(a;*) is the set of markings that enable ai*, i.e. 
ER(a;*)={M IM[a,r)}. 
The quiescent region QR(ai*) is the set of markings reached 
after a sequence a,+ U that does not enable another transition 
aj+,  a j *  E next(a;t), I.e. 
QR(a;*)={M I [a;* u ) M  A ,Z!aj* : [a,* E U v M[a,*)]}. 
The backward quiescent region BR(ai+) is the set of markings 
from which there exists an allowed sequence U ai*, 1u1 > 0 in 
which no transition of a is enabled in any proper subset of  U ,  i.e. 
BR(ait)={M lM[a  ai*) A lu1>0 AVU’CU : -M[u’ a,.)}. 
Hence, the structure of the signal regions can be defined by means 
of sets of nodes in the STG. 
The excitation region ER(air) is defined by the excitation 
transition set ETS a .  , containing the transition ai *. The qui- 
escent region QR[aiz] is defined by the quiescent place set 
QPS(ai*). A placebelongsto QPS(ai*) if it is “between”ai* and 
a, E, nezt(ai+). This can be expressed by using the Interleave 
Relation, i.e. 
p E QPS(ai*) e 3 a j t  E next(ai*) : p E ZR(ai*,  a,.). 
Similarly, the backward quiescent region BR(ai *) is defined by 
the backward quiescent place set BPS(ai *). A lace belongs to 
BPS(ai*) if it is “betweed’ait and ajn E prevf)ai*), i.e. 
p E BPS(a;*) U 3a j r  E prew(ai+) : p E ZR(aj*,  ai*). 
Again, both transition and place sets can be extended to transition 
clusters as the union of the corresponding sets for the transitions 
in the cluster. 
The introduced notions can be illustrated on the exam- 
ple of  STG in FigA(a). For cluster Ti+ the quiescent 
place set includes all the places “between” d + / l  and d- that 
gives: QPS(T,+) = {p4,pll,p13,p14}. The backward quies- 
cent place set for TA+ consists of places that are between 
d- and d + / l ,  i.e. BPS(T;+) = {pl,pz}. Applying sim- 
ilar considerations: QPS(T$t) = {PIO, p ~ ,  p12, p13, p ~ }  and
The restricted quiescent region is approximated by the re- 
stricted quiescent place set QPST(T: *), computed as the quies- 
cent place set minus the places shared with the quiescent place 
sets of other transitions of the same signal, i.e. 
QPSr(G*) =QPS(G*) - UajLBTjrQPS(aj*) . 
BPS(Td2t) = { P l ,  P7, PS,PS}. 
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A similar reasoning defines the restricted backward quiescent 
place set BPS’ (T: *) as, 
To produce the restricted quiescent place set for Ti+ 
e.g. in Fig.4(a) we need to remove from QPS(Ti+) places 
p11, pl3 and p14, because these places are shared with 
QPS(Ti+). Note, that if we merge transitions d+/2  and 
d + / 2  into one cluster T d t  = {d+/l ,d+z} then the quiescent 
place set and the restricted quiescent place set will coincide: 
QPS‘(Td+) =QPS(Tdt) =QPS(T , t )  U QPS(Ti+). 
6.2 Cover Correctness 
Each one of the nodes used to structurally define the signal regions 
has assigned a logic function, named coverfunction and denoted 
C V ( U ) .  This cover function approximates the binary codes of the 
markings in the signal region of U. 
The proposed methodology starts using the cover cubes as 
initial coverfunctions. However, the QPS(at*) and BPS(a,*) 
sets are imprecise approximations at their boundaries. By defi- 
nition QPS(a,*) e.g. contains all the places “between” a,* and 
a3* E nezt(a,*). However the cover function of input places 
of a3* covers also ER(a,*). It is easy to see that in ER(a,*) 
the function for signal a has to change its value. Hence, to 
avoid the overlap ing of QPS( a, *) and ETS( a3 *) the predecessor 
places p E *(a3 used in QPS(a,*) should be recomputed into: 
C V ( ~ ) ~ ~ ~  = cv(p) - cv(a,+). (Note that the refinement of the 
places of the quiescent region also refines the backward quiescent 
region.) 
In case cv (a, *) is overestimated, it may result in an underes- 
timation of the markings covered by QPS(a, *). Overestimations 
for the transitions of the STG can be detected using the informa- 
tion provided by a SM-Cover of the underlying PN. Checking that 
the existing cover functions can be properly used to approximate 
the different signal regions requires the intersection of the cover 
functions cv(p,) and cv(p,) for all pairs of different placesin each 
SM of the SM-Cover. Empty intersection for all pairs guarantee 
that an STG is free of coding conjicts. 
Property 3 [13] Given an SM-Cover SMC, the STG is free of 
coding conjicts iffor every SM-Component SM E SMC: 
V(P,,P,) E SM, i # 3 : CV(P~) . CV(pj) = 0. 
The absence of coding conflicts guarantee the completeness 
of the ETS, QPS, and BPS approximations. However, the cover 
cubes may still give an overestimated approximation to the signal 
regions. The following property gives the conditions when such 
an overestimation is safe. 
Property 4 Ifthe cover cube cv(a,*) is not intersecting with the 
covers for the excitation and quiescent regions of other transitions 
of a then cv(a,*) is a correctcoverof ER(&*). 
Property 4 gives only sufficient conditions for a correct cover. 
If these conditions are not satisfied it does not mean that the 
correctness of the cover is violated. The forbidden intersection 
may happen at the dc-set. Here we have two possibilities: 
1. To be conservative and to consider every intersection as a 
bad one. Then by adding state signals the covers always can 
be reduced to non-intersecting (see Section 8 for details). 
2. To refine the covers of regions. If the refinement is done 
up to exact covers then conditions of Property 4 always can 
be satisfied for an STG without USC conflicts. However 
the refinement technique leads to a growth of the number of 
cubes in the cover and is computationally expensive (see for 
details Section 7). 
Another condition that has to be checked for covers is the 
monotonicity requirement (see Def.2). If the correct cover condi- 
tion is satisfied for cv(ai*) then cv(a;*) . cv a * 0 and cube 
cv(ai*) has to be turned off somewhereinsicie bI!G*). 
By examining the transitions that are in ZR(ai*, ajq) we can 
find the set cv(a;*) 1 that contains all the transitions turning off 
cube cv (ai *) for the first time. The monotonicity condition says 
that after cube cv( ai *) is turned off by the transition t E cv (ai *) 1 
it cannot be turned on again inside QR(ai *). 
Let us generalize the Interleaving Relation for the pairs 
(t ,  a j r ) ,  where t E cv(ai*) 1. All places that are in ZR( t ,  aj*) 
can be reached only after the firing of t ,  i.e. after the cube 
cv(ai*) is turned off. Therefore the monotonicity is ensured if 
cube cv(ai*) is never tumed on again in the markings that are 
covered by marked regions of places p E ZR(t ,  a3*). This is 
characterized formally in the following Property. 
Property 5 The correct cover cube cv(ai*) is monotonous if 
for any aj* E nezt(a;*), any t E cv(ai*) 4 and any place 
p E Z R ( t ,  aj *) the cube cv(ai *) is not intersecting with C V ( ~ ) .  
It is easy to see that when the notion of correct cover is ex- 
tended by backward quiescent regions we are dealing with the 
requirements on the BR that are somewhat similar to monotonic- 
ity. They can be checked in the same way as Property 5 suggests. 
Properties 4 and 5 give simple sufficient conditions for the 
analysis of the monotonous cover requirement by the region cov- 
ers. Two different techniques to ensure them are demonstrated in 
next sections. 
7 Refinement of signal region covers 
The initial cover cube approximations can be rough - o n l y  the fact 
of concurrency between places (transition) and the signal is used. 
This binary concurrency relation is not sufficient because from a 
concurrent to b and a concurrent to c nothing can be said about 
the joint concurrency of a, b and c (nodes b and c can be ordered 
e.g.). To exploit more exactly the structure of casual relations 
between STG nodes we can refine the initial approximation for 
place or transition cover cubes by other cubes in the STG. 
The set of SM-Components that covers the STG is complete 
in the sense that no information about the STG is lost under 
such a partition. One SM-Component reflects the causal relations 
between the STG nodes only partially, however their cover set 
represents it completely. This observation is the main one under 
the idea of refinement. 
Formally, the refinement of the cover cube cv(p) of place p 
by a SM-component SM results in the cover that is obtained as 
the intersection of cv(p) with the sum of the cover cubes of the 
places pi E SM that are concurrent to p ,  i.e. 
cv‘”f(p) = cv(p). cv(p;) . 
pi ESM : (P,P; ) E C R  
Such a refinement procedure is safe for free-choice live STGs, 
that means that no marking from the marked region of a place can 
be lost while making a refinement [13]. 
Indeed place p is refined only by the places of SM that are 
concurrent to it. Then the only marking that can be removed 
via refinement is the marking M which marks p but no place 
pi E SM, (pi, p) E CR. But the latter contradicts the liveness of 
the STG because under marking M SM will contain no token. 
Refining by using the SM-Components in a SM-Cover permits 
more STGs to satisfy Prop.3 by eliminating fake coding conjicts. 
’Here for clarity the simplified notion of correct cover is used without extension 
to the backward quiescent region. 
’transition refinement is obtained as the intersection of the refined cover cubes 
of its input places. 
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Acodingconflictbetweenp, andp, (cv(pl).cv(p,) # 0)isafake 
coding conjlict if exists a SM-Component SM covering pt , where 
placep, has no coding conflicts. In that case we can conclude that 
cv(p,) is overestimated and should be refined by using SM. 
Obviously, several undetected overestimations may remain. 
Making a sufficiently large number of refinement steps we will 
arrive to the exact cover for every place, however such an approach 
has two shortcomings: 
1. It increases the number of cubes for the place cover. In 
extreme it can be comparable to the number of markings in 
the marked region. 
2. The question about the minimal set of SM-Components that 
is sufficient for exact refinement is an open one. It is still 
needed to be proved that the set of SM-Components that 
cover STG can always make a refinement exact. 
Due to the growth of the cube number in the cover, the appli- 
cation of the refinement technique is restricted to 1-2 iterations. 
Refinement is applied in those cases when for sure the one-cube 
cover cannot exist, in persistency violations e.g. [13]. The idea 
of refinement was illustrated in Section 2 where one iteration was 
sufficient to get the exact cover for the non-persistent transition 
of signal y.  
8 Insertion of state signals 
When the cover functions do not fulfill the conditions for synthesis 
and we do not like to perform the refinement for the covers of 
places and transitions, state signals can be inserted. 
This situation will be detected as follows. Given a SM- 
Component SM, all places that belong to SM define a complete 
partition of all reachable markings of the STG (since no more than 
two places of the same state machine can be marked simultane- 
ously). A state signal will be inserted when, for two places p l  
andpz of SM we have that cv(p1) . cv(p2) # 0. This non-empty 
intersection can be produced by two facts: 
1. The STG has no USC, or 
2. The overestimation of the covers producefake conflicts. 
In both cases, the insertion of state signals can disambiguate the 
contradictions among covers. This was illustrated in the example 
of Fig.l(a), in which signal v was inserted to disambiguate the 
covers of places pl and ps. 
The algorithm for state signal insertion used in our tools is sim- 
ilar to the one proposed in [ 111, and it is based on the bi-partition 
of the SM-Components that contain the places with intersecting 
covers. The algorithm works on the structure of the STG and 
has O(n3)-time complexity, n being the number of places and 
transitions of the net. 
9 Experimental Results 
9.1 Structural Synthesis Methodology 
This section combines the synthesis conditions and the structural 
signal region analysis into a heuristic minimization algorithm. 
The objective is to reduce the number of cubes and literals re- 
quired to implement a set of monotonous region covers by using 
gates in a given gate library. The reductions are achieved by 
sequentially applying logic minimizations. Each successfully ap- 
plied minimization reduces the complexity of the implementation, 
but assuring that the transformed implementation remains correct. 
The required gates are matched against the gate library, and finally 
are optimized by using a boolean matching technology mapping 
algorithm. 
Practically, the signal region analysis methodology allows the 
implementation of multiple signal transitions by the same region 
cover combining several transitions of a signal into a trunsition 
cluster. Each transition cluster is implemented by a single region 
cover R(Ta*). Theutilization of transition clusters allows a better 
usage of the available complex-gates in the libraries. 
Three sets of logic transformations can be applied in order to 
The expansion of each region cover by means of the iterative 
elimination of its literals towards the restricted quiescent and 
backward place sets, and dc-set. 
The analysis of the interrelations between the rising or falling 
region covers. Then, detecting pairs of region covers that can 
be merged (two transition clusters are joined into a single 
one) reducing the number of required region covers. 
Use the structure of the signal networks to combine the rising 
and falling region covers with the memory element. 
Region cover expansion as well as complete region cover 
derivation are well known techniques used in [2,  71 that are 
directly applied here. Traditionally, pairs of single-cube re- 
gion covers with the same support at distance 1 are substi- 
tuted by its merging consensus. However, region cover merg- 
ing extends this transformation to multi-cube region covers tak- 
ing advantage of the existence of complex gates. Additionally, 
the region covers and the memory element are combined in a 
particular case in which a = OIVZ vlVz + a(vlv2 + G) , is 
substituted by a = v1w2 + a ( v l +  vz) . This transformation 
reduces two AND gates and one C-element to only one C- 
element implementation. We also apply a similar transformation 
in which a = v l v ~ a  + a(qv2 + G) , is substituted by 
a = v 1 v ~  + Zla , reducing two AND gates and one C-element to 
only one gated-latch implementation. 
9.2 Area of the circuits 
Table 2 compares the area results of several synthesis tools in- 
cluding our methodology. The first column depicts the number 
of markings for the benchmark, while the columns labeled SYN, 
FCG and S3C reports the area obtained by the synthesis method- 
ologies developed at Stanford [ 11, Aizu [8], and our methodology. 
The results show that the combination of the structural approach 
and the new logic minimization techniques results in significant 
improvements4-23% area reduction with respect to [l]-in short 
CPU times -less than 8 secs. for the worst case (pe-send-ifc). 
If we take into account that some of the new minimization 
techniques were not used by SYN, we can at least claim that 
using structural methods does not negatively influence on the the 
quality of the circuits obtained. 
9.3 Running time: structural vs. state-based 
In order to illustrate the effectiveness of structural over state- 
graph-based methods, we have run some experiments for some 
STGs with a large state space and compared the running times 
with SIS[lSl and ASSASSIN[16]. 
Table 3 reports the CPU times in a SUN SPARC20 workstation. 
All the examples fulfilled the CSC property. For SIS we report 
the running time for the command as tg - to - f .  For ASSASSIN 
we report the running time for the commands assa-stg-to-sg 
and a s s a - h a z - l o g i c .  The superiority of structural methods is 
evident. 
Interestingly, the dining philosophers benchmark is one of the 
examples that illustrates that non-free-choice STGs can also be 
synthesized if a cover of state machines can be found for the 
net. Another scalable example is the Muller pipeline (see for 
the description Section 2 and Fig.3). Its STG contains no choice 
places and the circuit realization is a chain of C-elements. The 
column labeled SMs indicates the number of SM-Components 
required to cover the net for the dining philosophers and the Muller 
pipeline examples. 
reduce the complexity of the region covers, namely: 
4all synthesis results have been formally verified to be speed-independent. 
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1252 
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34 
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(b) 
Table 3: CPU time (in seconds) for synthesis: (a) comparison with SIS and ASSASSIN, (b) scalable examples (* non-free-choice STGs). 
10 Conclusions 
Structural techniques for the analysis and synthesis of STGs are 
essential when the size of the state space becomes unmanageable 
by algorithms that work at state graph level. 
This paper has presented new methods to synthesize STGs 
with underlying free choice PN. The proposed algorithms have 
polynomial complexity in the size of the net and can be easily ex- 
tended to the class of PNs that can be covered by SM-Components. 
Although the calculation of a SM-Cover cannot be calculated in 
polynomial time for non-free-choice nets, some recent symbolic 
techniques have been proved to be very efficient [5]. Future work 
will be devoted to fully characterize the class of Petri nets that can 
be handled by the presented techniques. 
The experimental results show that the proposed methods ob- 
tain efficient implementations in short CPU times. Some of the 
existing tools have not been able to synthesize the largest cir- 
cuits, whereas the presented method has managed to do it in few 
seconds. 
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